Sign in
foss-fpga-tools
/
prjtrellis
/
c4c9f0d50da9e7e0919d1b0e99cb46b35e9946d7
/
.
/
minitests
/
ebr
/
ebr_inv.v
blob: f492d80a8f2346501fad1b365562e0160804aab7 [
file
] [
log
] [
blame
]
module
ebr_inv
(
input clk
,
input
[
9
:
0
]
addr
,
input
[
8
:
0
]
d
,
input we
,
output reg
[
8
:
0
]
q
);
reg
[
8
:
0
]
mem
[
0
:
1023
];
always
@(
negedge clk
)
begin
if
(
we
)
mem
[
addr
]
<=
d
;
q
<=
mem
[
addr
];
end
endmodule