Sign in
foss-fpga-tools
/
prjtrellis
/
dc4120e76750ed372feab637f299585908431c35
/
.
/
examples
/
ulx3s_12k_multiboot
/
blinky1.v
blob: 70bf4f4e5ea94ba759ecbcb7bbbd880cecb16adf [
file
] [
log
] [
blame
]
module
top
(
input clk
,
output
[
7
:
0
]
led
);
reg
[
23
:
0
]
cnt
=
0
;
always@
(
posedge clk
)
begin
cnt
<=
cnt
+
1
;
end
assign led
[
0
]
=
cnt
[
22
];
assign led
[
7
:
1
]
=
7
'b1111111;
endmodule