blob: 142ca134550acdced155a55b08c337115aa4b290 [file] [log] [blame]
module top(input clk, d, set, cen, output reg q);
always @(posedge clk)
if (cen)
if (set)
q <= 1'b1;
else
q <= d;
endmodule