blob: 83b51b710a932d5e6b09dd990e3054a7bf919de9 [file] [log] [blame]
module top(input clk, input d, output reg q);
always @(negedge clk)
q <= d;
endmodule