blob: 1d7b658be8a5a76fae494b648857d54432501a08 [file] [log] [blame]
module top(input clk, input d, output reg q);
always @(posedge clk)
q <= d;
endmodule