Sign in
foss-fpga-tools
/
prjtrellis
/
ef67e9f2aa3d780b3e7eafd115be5a3906a8e44b
/
.
/
minitests
/
config
/
usermclk.v
blob: ff968c36edd8fb14a6baf103132b2fce017ba901 [
file
] [
log
] [
blame
]
module
top
(
input I
,
TS
);
USRMCLK mclk_i
(.
USRMCLKI
(
I
),
.
USRMCLKTS
(
TS
))
/* synthesis syn_noprune=1 */
;
endmodule
