Sign in
foss-fpga-tools
/
prjuray
/
refs/heads/add_tileinfo
/
.
/
fuzzers
/
001-part-yaml
/
Makefile.specimen
blob: 28123f4249b61e5aca3adad91e6b6b7919a726ea [
file
] [
edit
]
part
.
yaml
:
design
.
perframecrc
.
bit
$
{
URAY_TOOLS_DIR
}/
gen_part_base_yaml $
<
-
f
-
architecture
UltraScalePlus
>
$@
design
.
bit design
.
perframecrc
.
bit
:
../../
generate
.
tcl
$
{
URAY_VIVADO
}
-
mode batch
-
source
../../
generate
.
tcl
