blob: 975713f849a405964310a2d529a4360a21944998 [file] [edit]
module top(input clk, stb, di, output do);
reg do_reg = 0;
always @(posedge clk) begin
if (stb) begin
do_reg = di;
end
end
assign do = do_reg;
endmodule