Google Git
Sign in
foss-fpga-tools/prjxray/3cc35bb3bbb7a20cb8a7dd417b45fb0b0d263ce9/./minitests/litex/min_ddr/arty/src.yosys/mem_1.init
Symbolic link to ../verilog/mem_1.init
Powered by Gitiles| Privacy| Termstxt json