Sign in
◑
Theme
foss-fpga-tools
/
prjxray
/
5437a69fa7fdc729c7d9527a700e06051b1fe2a5
/
.
/
minitests
/
litex
/
min_ddr
/
arty
/
src.yosys
/
synth.ys
blob: 30b434e626a8836e02585726df00ab27d1529e33 [
file
]
read_verilog
../
verilog
/
top
.
v
read_verilog
../
verilog
/
VexRiscv_Lite
.
v
synth_xilinx
-
edif top
.
edif
