Sign in
foss-fpga-tools
/
prjxray
/
6d94787fa238fe7576a8ae2953c46e60749dfc74
/
.
/
minitests
/
clbconfigs
/
README
blob: dc2fac245f33671e4eea3d00c8cb4ef908102f93 [
file
] [
log
] [
blame
]
Some
small examples on manually placing elements within a CLB
.
Probably
only works
for
with
the
Artix
7
settings because contains
hardcoded slice addresses
.
