Sign in
foss-fpga-tools
/
prjxray
/
7e6c79e7e8f05d4d1c79d2e83ab7399af252a070
/
.
/
minitests
/
litex
/
min_ddr
/
arty
/
src.yosys
/
synth.ys
blob: 30b434e626a8836e02585726df00ab27d1529e33 [
file
]
read_verilog
../
verilog
/
top
.
v
read_verilog
../
verilog
/
VexRiscv_Lite
.
v
synth_xilinx
-
edif top
.
edif
