Sign in
foss-fpga-tools
/
prjxray
/
9e0085136d0fe003155be97a42b82de408d745d2
/
.
/
minitests
/
clkbuf
/
top.v
blob: 29984caef9e30e4102757820ea2f39d6a30b10e8 [
file
] [
log
] [
blame
]
module
top
(
input c
,
d
,
output q
);
(*
LOC
=
"SLICE_X16Y100"
,
BEL
=
"AFF"
,
DONT_TOUCH
*)
FDRE ff
(
.
C
(
c
),
.
CE
(
1
'b1),
.R(1'
b0
),
.
D
(
d
),
.
Q
(
q
)
);
endmodule