Sign in
foss-fpga-tools
/
prjxray
/
b69ed5cc7e86a797f72b234fe63c00cfd5ffda4c
/
.
/
minitests
/
clb_bused
/
README.txt
blob: f41c0d58acde2205f3bc7fadbee06ac07db16ccf [
file
] [
log
] [
blame
]
Tests for BUSED bit
However got this
seg SEG_CLBLL_R_X13Y101
bit 30_24
seg SEG_CLBLL_R_X13Y100
bit 30_24
which seems to indicate there is no such bit, or it was rolled into PIP stuff already
