Sign in
foss-fpga-tools
/
prjxray
/
bb04cde5fe53dae1097c1f2dcf63ea4464088a1c
/
.
/
minitests
/
fixedpnr
/
top_fdse.v
blob: 846b7d631fc5845a76ef02a1faf3107461d7ac0d [
file
] [
log
] [
blame
]
module
top
(
input clk
,
ce
,
sr
,
d
,
output q
);
(*
LOC
=
"SLICE_X16Y100"
,
BEL
=
"AFF"
,
DONT_TOUCH
*)
FDSE ff
(
.
C
(
clk
),
.
CE
(
ce
),
.
S
(
sr
),
.
D
(
d
),
.
Q
(
q
)
);
endmodule