Sign in
◑
Theme
foss-fpga-tools
/
prjxray
/
c707452e5e0bdeb0c431f6c01e3bded8029ddaeb
/
.
/
fuzzers
/
007-timing
/
bel
/
top.v
blob: a234addd63c4c02e4d17278d0444c659b2e0170a [
file
]
module
top
(
input di
,
output
do
);
assign
do
=
di
;
endmodule
