Sign in
foss-fpga-tools
/
prjxray
/
ff20da130cc35224f9873acfa6a032fa9e2f9734
/
.
/
minitests
/
fixedpnr
/
top_ldpe.v
blob: 43c5e8d34430ba947ec6628e361662214fa997b9 [
file
] [
log
] [
blame
]
module
top
(
input clk
,
ce
,
sr
,
d
,
output q
);
(*
LOC
=
"SLICE_X16Y100"
,
BEL
=
"AFF"
,
DONT_TOUCH
*)
//Keep inverter off
LDPE_1 ff
(
.
G
(
clk
),
.
GE
(
ce
),
.
PRE
(
sr
),
.
D
(
d
),
.
Q
(
q
)
);
endmodule