blob: c4b4d1d4c8d0c0bcc718bb7b1150a393e76087e9 [file]
(* whitebox *)
module NOT (I, O);
input wire I;
(* DELAY_CONST_I="1e-10" *)
output wire O;
assign O = ~I;
endmodule