docs: Improving tests display in documentation. * Fixing the `make tests-lists` to understand directories. * Adding top level `rst` file. * Improving DSP documentation. Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.