tests/net_attr/child/child.sim.v

module CHILD(
    input  wire I,
    output wire O
);

endmodule