Clarifying verilog range bound and convention Signed-off-by: Jeffrey Elms <elmsfu@freshred.net>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
