Extracted a function for generating mux from the main of mux_gen Signed-off-by: Grzegorz Latosinski <glatosinski@antmicro.com>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
