blob: ec0bbf037a5526c0a292aa99a1d98a08e239916b [file]
(* whitebox *)
module CHILD(
input wire I,
output wire O
);
endmodule