Sign in
foss-fpga-tools
/
python-symbiflow-v2x
/
36a82f962cfaae15f7028e1e83c9b5a443493383
/
.
/
tests
/
net_attr
/
child
/
child.sim.v
blob: e09db94c424e8a1a25a016a58679dfb0f28c5062 [
file
]
module
CHILD
(
input wire I
,
output wire O
);
endmodule
