Sign in
◑
Theme
foss-fpga-tools
/
python-symbiflow-v2x
/
6ea8307574c23205c6cf1bfdb5592aa04cd3db9d
/
.
/
tests
/
fig28-lutff-pair
/
lut
/
lut4.sim.v
blob: 48aabd687b0292bbb3761d8387d1a6b133c2a77f [
file
]
(*
whitebox
*)
module
LUT4
(
I
,
O
);
input wire
[
3
:
0
]
I
;
(*
DELAY_MATRIX_I
=
"30e-12 30e-12 30e-12 30e-12"
*)
output wire O
;
localparam INIT
=
16
'h0000;
assign O = INIT[I];
endmodule