move main() to __main__ Signed-off-by: Karol Gugala <kgugala@antmicro.com>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
