docs: Working on clocks example documentation. Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
