pb_type clock outputs are now in "outputs" instead of "clocks". Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
Documentation can be found at https://python-symbiflow-v2x.readthedocs.io/en/latest/