Sign in
◑
Theme
foss-fpga-tools
/
symbiflow-arch-defs
/
3531d0699e8be49c2de9aab6d6cf2e3fe71dfcce
/
.
/
quicklogic
/
qlf_k4n8
/
tests
/
features
/
sdc_option
/
shift_reg_8.sdc
blob: aa493126e2396af61138eebb4cc0151ce918c14f [
file
]
create_clock
-
period
15.0
clk
-
waveform
{
0.000
5.000
}
set_clock_uncertainty
2.0
