Sign in
◑
Theme
foss-fpga-tools
/
symbiflow-arch-defs
/
a0714313068f3df09c4cb653f496c837c0fe0cc1
/
.
/
xilinx
/
xc7
/
tests
/
buttons
/
buttons_ax7050.v
blob: ac3700aa45cdf98a911e05ccc37b0fa7cfa8137d [
file
]
`timescale 1ns/1ps
module top (
input wire [1:0] sw,
output wire [1:0] led,
);
assign led = sw;
endmodule