blob: 4f3073852dcfdffe9c1d7bb6cda01354bb751db7 [file]
module top(
input wire [1:0] I,
output wire O
);
assign O = I[0] ^ I[1];
endmodule