Sign in
◑
Theme
foss-fpga-tools
/
symbiflow-arch-defs
/
d61e1cd604d70e64609614bc1e31efff22c105c7
/
.
/
xilinx
/
xc7
/
tests
/
buttons
/
buttons_nexys_video.v
blob: c3d71c13fbf9cb260b9a17eb51c067c5a01b09da [
file
]
module
top
(
input wire clk
,
input wire
[
7
:
0
]
sw
,
output wire
[
7
:
0
]
led
,
input wire rx
,
output wire tx
);
assign led
=
sw
;
endmodule