Sign in
◑
Theme
foss-fpga-tools
/
symbiflow-arch-defs
/
d61e1cd604d70e64609614bc1e31efff22c105c7
/
.
/
xilinx
/
xc7
/
tests
/
buttons
/
buttons_zedboard.v
blob: 58cc41e356df926b188820b2910affb73fc287a0 [
file
]
module
top
(
input wire clk
,
input wire
[
7
:
0
]
sw
,
output wire
[
7
:
0
]
led
);
assign led
=
sw
;
endmodule