Sign in
foss-fpga-tools
/
symbiflow-arch-defs
/
f46fcdb2ce3d8c6bcf5ad605a63c39c2425de177
/
.
/
xilinx
/
xc7
/
tests
/
buttons
/
buttons_arty.v
blob: babd3b94221f1c2b826f75fb26d7c0c455bba1dd [
file
]
module
top
(
input wire clk
,
input wire
[
7
:
0
]
sw
,
output wire
[
7
:
0
]
led
,
);
assign led
=
sw
;
endmodule