quicklogic/pp3/tests/wire/wire.v - symbiflow-arch-defs - Git at Google

 module top(
   input  wire inp,
   output wire out
 );

   assign out = inp;

 endmodule
	module top(
	input wire inp,
	output wire out
	);

	assign out = inp;

	endmodule