Sign in
◑
Theme
foss-fpga-tools
/
symbiflow-arch-defs
/
fec6e7d56e733475f979e974dba53a7e7bcf0d8e
/
.
/
tests
/
1-wire
/
wire.v
blob: cc31cbedd5585ce9932c3767f621f88858124b00 [
file
]
module
top
(
input
in
,
output
out
);
assign
out
=
in
;
endmodule
// top
