blob: 4fa743fdcad5d370b20f457adc51b83bbb1c6408 [file] [log] [blame] [edit]
add_file_target(FILE fpga_interconnect.sim.v SCANNER_TYPE verilog)
add_to_cells_sim(fpga_interconnect.sim.v)