blob: 2fca5d0a98e6a06e4da05ed1ca497af358215023 [file] [log] [blame] [edit]
`timescale 1ps/1ps
(* whitebox *)
module VCC (
output wire VCC
);
assign VCC = 1'b1;
endmodule