blob: 370981585d22c2e9dffcdcc45011e7beae81dc70 [file] [log] [blame] [edit]
module top (
input clk,
input [3:0] i,
output reg o
);
always @(posedge clk)
o <= ^i;
endmodule