blob: babd3b94221f1c2b826f75fb26d7c0c455bba1dd [file] [log] [blame] [edit]
module top (
input wire clk,
input wire [7:0] sw,
output wire [7:0] led,
);
assign led = sw;
endmodule