Sign in
foss-fpga-tools
/
symbiflow-arch-defs
/
refs/heads/bot-conda-lock-update
/
.
/
xilinx
/
xc7
/
tests
/
buttons
/
buttons_arty_rev.v
blob: d62795abc2d1353103a3be308992732c68cf697d [
file
] [
log
] [
blame
] [
edit
]
module
top
(
input wire clk
,
input wire
[
7
:
0
]
sw
,
output wire
[
0
:
7
]
led
,
);
assign led
=
sw
;
endmodule