blob: b9f90377bec57d9fc9ed96cc474672b5bb9c3f75 [file] [log] [blame] [edit]
module top(
input wire clk,
input wire [15:0] sw,
output wire [15:0] led,
input wire rx,
output wire tx
);
assign led = sw;
endmodule