blob: 17d572a0b4f806321d4b299d33bba72d1b77ff40 [file] [log] [blame] [edit]
module top(
input wire clk,
output [3:0] wire led
);
assign led = 4'b1010;
endmodule