blob: c3d71c13fbf9cb260b9a17eb51c067c5a01b09da [file] [log] [blame] [edit]
module top (
input wire clk,
input wire [7:0] sw,
output wire [7:0] led,
input wire rx,
output wire tx
);
assign led = sw;
endmodule