blob: 58cc41e356df926b188820b2910affb73fc287a0 [file] [log] [blame] [edit]
module top(
input wire clk,
input wire [7:0] sw,
output wire [7:0] led
);
assign led = sw;
endmodule