blob: c95486df8ac159f2d55bda9c9b10333312f47924 [file] [log] [blame] [edit]
module top(
input wire clk,
input wire [2:0] sw,
output wire [3:0] led
);
assign led[2:0] = sw;
endmodule