blob: 7ee0d623b3660ef3a514fcc2034cb2f512a7953f [file] [log] [blame] [edit]
(* whitebox *)
module VCC (
output wire VCC
);
assign VCC = 1'b1;
endmodule