Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
0b7a0c975107f5aad7cf0b2d53d89620fc6416bb
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-9
/
9.4.3--event_sequence_controls.sv
blob: e4b3be77ed860707c6e689ef1ad71c83110cb0d6 [
file
]
/*
:name: event_sequence_controls
:description: event sequence
:should_fail: 0
:tags: 9.4.3
*/
module
block_tb
();
reg a
=
0
;
wire b
=
1
;
reg enable
=
0
;
initial
begin
#10 enable = 1;
end
initial
begin
wait
(
enable
)
#10 a = b;
end
endmodule