Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
0b7a0c975107f5aad7cf0b2d53d89620fc6416bb
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_00071
/
top_fault.v
blob: 3847accafd61c93e74a363f2d2ddc34380637ec6 [
file
]
module
top
(
b
);
input b
;
reg
[
31
:
0
]
reg_32
=
32
'bX;
endmodule
