Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
1b0062119887da734c600d091a65c037f5fafa7d
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-6
/
6.5--variable_mixed_assignments.sv
blob: 77398cb9ae9706e36367b6f022afb84370c2d706 [
file
] [
log
] [
blame
]
/*
:name: variable_mixed_assignments
:description: Variable mixed assignments tests
:should_fail: 1
:tags: 6.5
*/
module
top
();
wire clk
=
0
;
int
v
;
assign v
=
12
;
always
@(
posedge clk
)
v
<=
~
v
;
endmodule
